29 thoughts on “AMD Navi Architecture Info Leaks Out Ryzen 3000 6 Core Benchmark Is EXTREMELY Impressive

  1. Although a desktop CPU might compete with a HEDT chip on benchmarks thats not the full picture, HEDT generally has more ram channels and higher throughput and a LOT more PCI lanes for more devices without reductions in performance

    If they doubled the PCI lanes on the desktop parts then the ram might not be so much of an issue as high speed across more channels is harder anyway. But without a significant increase in PCI lanes its not really a proper replacement for the HEDT workload in fact in its current iteration AMD lags behind the top end intel for available PCI lanes on their motherboards and cant even offer raid X4 NVME yet, only managing 1 x4 and 1×2 capabilities

  2. Regarding that 6 core Sample, I really think it's just 16 Core Zen2 CPU (hence that weird String) that's with MoBo vendors and they're just validating Down-Core options. How is that 6 core over 2 chiplets spread, I don't know but it makes a lot of sense since you will have Down-Core control over 16 core parts in the BIOS as well, this also ties in nicely with the frequency since that 16 core Sample is said to be 3.3GHz Base and 4.2GHz Turbo according to APISAK, which co-incidentally is the same Base Clock as this weird 6 Core CPU. As for L3, it should've been 4x16MB (16MB per 4core Cluster, 32MB per chiplet) so maybe apart from just validating Down-Core options in BIOS perhaps they're also simulating the 6 core parts? Since a Single die will only go upto 32MB L3 cache which'll fit perfectly with 4x8MB = 32MB of this sample. The CPU string, same Base clock, being Double chiplet yet still having only 32MB L3. It just makes a lot more sense this way.

  3. 8 core chiplet with 8mb L3 per 2 cores. Disable two cores on the chiplet but still have access to the L3 pool on the disabled cores from the I/O die and that's how you get the 4x8mb L3. Just my 2 cents worth.

  4. What the hell is this Nahvey. English mother fucker, do you speak it?

    Otherwise fine video, keep up the good work

  5. you folks did never support amd in the past(if we look at market share against nvidia) and now you want them to give you performance for hundreds less money.. and if they dont deliver you hate them again.. lmao…

  6. No timestamps, no like. Paul are you really such an arrogant person to not even listen or respond to your viewers?

  7. Pleaaasseee could anyone tell me if any Ryzen 3000 is going to be compatible with my mobo ASUS A320M-K??. Thanks a lot!!

  8. I've been holding out for and to have something better or the same as 2080ti still can't see it happening I'm just going have to spend 1k on the 2080ti then

  9. 10:04 No, it isn't. Unless you're under the mistaken impression that there's a single compute chiplet. Assuming the overall Zen layout has been preserved, each chiplet is a pair of 4-core CCX modules linked together. Each CCX has a shared L3 cache used by those four cores. Two chiplets means four CCX modules, each having 8MB of L3 cache. On each chiplet, two cores of one CCX are enabled, and one core of the other CCX is enabled. So basically we're talking about a really bad manufacturing result (only three cores out of eight are usable at sensible frequencies), being thrown together to produce a reasonably-performing 6-core processor. That's the power of chiplet design.

  10. this dude talks to much and do not have so much time to listen

    maybe talk less and deliver more info?

  11. Thanks for getting into the technical side and breaking down what we were seeing with that amd chip. Also explaining it with and providing your opinion.

Leave a Reply

Your email address will not be published. Required fields are marked *